Abstract-In this paper, a monolithic complimentary metaloxide-semiconductor (CMOS) autocompensated sensor transducer for capacitive measuring systems is newly presented. The proposed converter is compact and robust to integrate in capacitive measuring systems. The proposed autocompensated sensor transducer is attractive due to the fact that a digitized signal is produced without realizing the analog-to-digital converter. Hence, the hardware cost could be reduced. Furthermore, the output signal of the proposed transducer is a pulse stream; it could be easily sent over a wide range of transmission media, such as package switch networks (PSNs), radios, and optical, infrared (IR), and ultrasonic media. Another innovation is that the proposed automatic compensation circuits enhance and compensate the linear relation between the variable capacitance of the detected sensor and the output digital frequency over a wide dynamic frequency range. Measurement results have successfully verified the functions and the performance of the proposed autocompensated sensor transducer and confirmed that it is possible to apply it to the air pressure sensor. The area of this chip is 940 × 1080 μm 2 , and the power consumption is 6.4 mW. The proposed transducer is not only suitable for capacitive measuring systems but also practical for application in the front-end systems of the wireless sensor network.
I. INTRODUCTION
R ECENTLY, sensor transducers have been an attractive topic of research for sensor measuring instruments and automotive and medical systems. For example, these transducers have been suitably used in pressure transducers [1] , [2] , humidity sensing systems [3] , [4] , etc. To fit the demands of the commercial market on sensor transducers, the proposed autocompensated sensor transducer, which is implemented as a capacitance-to-frequency converter (CFC), has the feature TABLE I  COMPARISONS TO PREVIOUS INTEGRATED SENSOR TRANSDUCERS of being low cost. The proposed autocompensated sensor transducer is attractive due to the fact that a digitized signal is produced without realizing the analog-to-digital converter. Thus, the hardware cost could be reduced. Furthermore, the output signal of the proposed transducer is a pulse stream; it could be easily sent over a wide range of transmission media, such as package switch networks, radios, and optical, infrared, and ultrasonic media. Hence, the output signal could easily be received and processed by the receiver terminal, such as the receiver in the systems of a wireless sensor network. Until now, several achievements [5] - [8] had been realized. However, the output frequency of these transducers could not be higher than a 100-kHz frequency band, as listed in Table I . Hence, they are not suitable for present applications, such as demanding a wide dynamic frequency range. To satisfy such sensor requirements, a novel design with digitized compensation circuits is, thus, investigated first [9] .
In this paper, a monolithic CMOS autocompensated sensor transducer for capacitive measuring systems is newly proposed. The proposed converter is compact and robust for integration into capacitive measuring systems. Based on the 0.35-μm 2P4M CMOS technology with a 3.2-V power supply, all the functions and the performance of the proposed converter are tested and proven through Simulation Program with Integrated Circuit Emphasis (SPICE) simulations. Measurement results have successfully verified the functions and the performance of the proposed autocompensated sensor transducer and confirmed that it is possible to apply them to the air pressure sensor. The output frequency range is from 0.5 to 500 kHz, and the variable capacitance of the detected sensor ranges from 4 to 24 pF. The area of this chip is 940 × 1080 μm 2 , and the power consumption is 6.4 mW. The proposed transducer is not only suitable for capacitive measuring systems but is also practical for application in the front-end systems of the wireless sensor network.
In Section II, the capacitive sensing principle of the air pressure sensor is addressed. The system architecture and 0018-9456/$25.00 © 2008 IEEE simulation results are described in Section III. Section IV displays the measurement results. Last, Section V provides the conclusions and future works.
II. CAPACITIVE SENSING PRINCIPLE
OF THE AIR PRESSURE SENSOR First, the capacitive sensing principle of the air pressure sensor is addressed. The structure of the air pressure sensor is shown in Fig. 1 . The controlled air pressure passes through a channel and pushes the movable membrane. When the movable membrane starts to shift, the distance between the fixed and movable membranes is changed. Thus, the capacitive variations ΔC can be derived as
Combining (1) and (2)
where ε is the dielectric constant, A is the area of two metal plates, and d is the gap distance. In the air pressure sensor, the parameters of ε and A will not be changed. Thus, the capacitive variations ΔC will be directly affected by the gap distance Δd. By controlling the air pressure, the capacitive variations of the air pressure sensor can be obtained by (3) . Fig. 2 shows the physical structure of the air pressure sensor, and the experimental characteristics are measured in Fig. 3 . In Section IV, the air pressure sensor will be applied and experimented on within the proposed autocompensated sensor transducer. 
III. SYSTEM ARCHITECTURE AND SIMULATION RESULTS
Now, the system architecture and circuits are analyzed. Fig. 4 shows the schematic of the proposed autocompensated sensor transducer, which consists of the capacitance-to-voltage converter (CVC), the voltage-to-frequency converter (VFC), and the automatic compensation circuits. By following Section III, the configurations, the operation principles of all the function blocks, and the compensation algorithm of the automatic compensation circuits will be described in detail.
A. CVC
Among the proposed CFC, the CVC needs to be particularly taken care of. That is because this interfacing circuit is first contacted to the detected sensor. Furthermore, the offset voltage of the operational amplifier (OP) and the charge injection error of a switch should be particularly considered. The schematics of the CVC with the OP offset and switch charge injection insensitive properties are shown in Fig. 5 . C x is the capacitor of the detected sensor, and C R and C F are the designed capacitors. V R1 is the common-mode voltage (1.6 V), and V R2 is the reference voltage (2.1 V). The signals ck 1 and ck 2 are two nonoverlapping phase clocks. When the signal ck 2 is logic high, the voltage V R2 will charge the capacitor C x , whereas the capacitor C F stores the offset voltage of the OP. The MOS M 5 is switched on, and the output voltage is V R1 . When the signal ck 1 is logic high, the capacitor C F is connected to the output. The voltage V R2 charges the capacitor C R . Thus, by following the principle of charge conservation, the output voltage V o will be derived as follows: By following (5), the OP offset can be removed. Thus, the CVC with the OP offset insensitive property is verified. Next, the charge injection error of a switch is to be discussed. The voltage error is generated when the MOS M 5 is turned off. The produced charge injection error ΔV e that is contributed to the output node will be given as follows:
To solve this error, the MOS M c5 is designed to absorb the charge injection from the MOS M 5 . ck 2a is the clock signal that is raised slightly before the signal ck 2 . When the signal ck 2a goes from logic high to logic low, the MOS M 5 will be turned off. When the signal ck 2a is from logic high to logic low, the MOS M c5 turns on and absorbs the charge from the MOS M 5 . Thus, the problem of the charge injection error can be overcome.
Moreover, the OP plays an important role in the converter. Therefore, to discuss the effect of the OP nonideality, the OP specification must be addressed. The setting time and the resolution are all dependent on the OP gain and bandwidth. All the OP considerations are discussed below. At the beginning, the OP gain is derived as Therefore where the term
is the voltage error ΔV o , and C F /(C F + C R + C x ) is the feedback factor β. In the specification, the resolution of the CVC is designed to be 10 bits. Therefore, the voltage error ΔV o could be given as follows: Thus, by performing (10), the OP gain should be higher than 67.82 dB. Next, considering the bandwidth, the time constant is given by
To reserve the time for settling the circuit, the settling time T set is designed in the three-fourths clock period. Therefore, the settling time T set is given by
where the system clock period T c is 500 ns. The voltage error needs to be less than 1 least significant bit. Therefore
Thus, by performing (13), the minimum unit-gain bandwidth f t is 15.3 MHz. Last, the consideration of the slew rate (SR) is given by
By performing (14), the SR should be larger than 8 V/μs. However, the parasitic capacitance of the detected capacitor C x should be also considered. In Fig. 6 , the parasitic capacitors C s1 , C s2 , and C s4 are connected to fixed biases; thus, they will not affect the charge transfer of the CVC. However, the parasitic capacitor C s3 in the negative input node of the OP will affect the charge transfer of the CVC. Let the parasitic capacitance of C s3 be equal to 5 pF. Therefore, (7) should be modified as follows:
By following (9)-(14) mentioned above, the OP gain should be 68.67 dB, and the minimum unit-gain bandwidth f t is 16.9 MHz. The SR is the same, i.e., 8 V/μs. According to such specifications, the OP is designed and is shown in Fig. 7 . The two-stage OP consists of the startup circuit (M s1 −M s4 ), the biasing circuit (M 11 −M 16 ), the first-stage amplifier (M 1 −M 5 ), the second-stage amplifier (M 6 and M 7 ), and the compensation circuit (M 10 used as a null resistor and a Miller compensation capacitor C c ). The OP under the frequency sweeping from 0.1 Hz to 1 GHz is verified as shown in Fig. 8 . The dc gain is 72 dB, the unit gain bandwidth is 95 MHz, and the phase margin is 68
• . The positive and negative SRs under the output loading 5 pF are 248.5 and 41 V/μs, respectively. Fig. 9 
B. VFC
The schematic of the VFC is shown in Fig. 11 . It consists of the switch-capacitor integrator, a comparator, and a D flip-flop. Following the SC techniques, this circuit applies the charge redistribution method. These circuit operations could be written as follows: where n is defined as the nth cycle of the switch-capacitor integrator, and V c is the output voltage of the CVC circuit.
The capacitor ratio C 1 /C 2 is five to ten times the ratio of C 1 /C 3 . Therefore, the voltage V o can step up until it exceeds the threshold voltage V cr of the comparator. When the voltage V o is higher than the voltage V cr , the voltage V cont will go to logic high and reset the voltage V o . The D flip-flop is also triggered. Moreover, when the voltage V cont is logic high, the capacitor C 2 will store the OP offset voltage and perform the circuit operation of the offset cancellation. All the timing signals discussed above are plotted in Fig. 12 . The output frequency F of the VFC circuit is derived as
where N is the step number, and f c is the reciprocal of the system clock period T c . Hence, combining (5) and (19), the output frequency F could be modified as Fig. 13 shows the schematic of the comparator circuit. When the signal ck goes to logic low, the comparison of the two input differential pairs is performed. The SPICE output waveforms of the voltages V cont , V o , and V fout are presented in Fig. 14 . Last, the output frequency of the VFC circuit is simulated in Fig. 15(a)-(d) . In Fig. 15(b) , by performing (20), the output time period T 1 should be 5/3 μs. However, it does not match the simulation result of 2 μs. Moreover, the nonlinearity on the high-frequency range is shown in Fig. 16 . The reason for this nonlinearity is that the step number N must be an integer number. Hence, this effect will produce the quantized error. The previous works [5] - [8] do not meet this problem because their frequency band is lower. To solve this problem of obtaining the wide dynamic frequency range, the digitized compensation circuits are, thus, newly investigated [9] . 
C. Automatic Compensation Circuits
In Fig. 17 , the nonlinearity is obviously observed on N = 3 (0.34 < V c < 0.49 V) and N = 4 (0.25 < V c < 0.34 V). Therefore, to obtain a wide dynamic frequency range, the automatic compensation circuits are proposed to compensate the nonlinearity of the VFC on the range of step numbers 3 and 4. The design concept of the automatic compensation circuits is the performance of the interpolation method. In the circuit implementation, the automatic compensation circuits include the detector, control, and frequency circuits, as shown in Fig. 18 . Depending on the two voltages V font and V o1 , which are the output signals of the VFC and CVC circuits, the detector will decide the step number N . Then, the control circuit will perform the compensation algorithm and send the decision signals to the frequency circuit. Last, the frequency circuit generates the desired compensation frequency and outputs the frequency signal through the digital buffer. The compensation algorithm is performed as follows, where T kf is the sampling period (125 ns), and V ref 1 and V ref 2 are the threshold voltages of the comparators. Now, the circuit operations to perform the compensation algorithm are described in Fig. 18 . First, in the detector block, counter1 counts and determines the step number N . Then, the control signal C trl_n will be used to turn on the switches, and comparators will use the reference voltages V 3n_1 and V 3n_2 , which belonged to N = 3, or the reference voltages V 4n_1 and V 4n_2 , which belonged to N = 4. The outputs of the comparators are thermometer codes. By using these codes, decoder1 can grab the stored data of the ROM in the control block. The stored data in the ROM, which are numbers 9-15, will be sent to the next block. Last, counter2 will generate the compensated frequency. For example, if step number N is determined to be 3 and the chosen number from the ROM is 10, the output compensated time period T 1 will be 1250 ns. Thus, by performing the automatic compensation algorithm, the nonlinearity of the VFC on the range of step numbers 3 and 4 can be compensated. Last, the wide dynamic frequency range is obtained. Figs. 19 and 20 demonstrate the SPICE output waveforms of the automatic compensation circuits under step numbers 3 and 4, respectively. Fig. 21 shows the linear relation between the capacitance and the frequency of the autocompensated sensor transducer. Obviously, the quantized error has been decreased, and the automatic compensation circuits successfully function as well. Simulation results above have confirmed the correct functions and performance of the proposed autocompensated sensor transducer. All the device parameters that are used on the proposed autocompensated sensor transducer are listed in Table II 
IV. MEASUREMENT RESULTS
First, the circuits of the CVC and the VFC are built by discrete components to verify circuit operations. The switches, an OP, and a comparator are implemented with analog bilateral switches CD4066, LF411, and LM311, respectively. The capacitance values of C R , C F , C 1 , C 2 , and C 3 are 4, 40, 5, 10, and 45 pF, respectively. The system clock frequency f c is 1.45 kHz, and the reference voltages V R1 , V R2 , and V cr are 0, 2, and 4 V, respectively. First, by performing the circuit operation of the CVC, the measured results are demonstrated in Fig. 22 under the capacitance C x of 6.8, 12, 18, and 22 pF [for Fig. 22(a)-(d) , respectively]. The output voltages are 152, 416, 740, and 940 mV, respectively. All the results are plotted in Fig. 23 , and the accuracy is within ±8.57%. Fig. 24(a) , each timescale is 2.5 ms, and Last, the monolithic CMOS autocompensated sensor transducer for capacitive measuring systems has been implemented. Fig. 26(a) and (b) demonstrates the physical layout and the photograph of the fabricated autocompensated sensor transducer, respectively. The area of this implemented chip is 940 × 1080 μm 2 , and the power consumption is 6.4 mW. The system clock frequency f c is 2 MHz, and the reference voltages V R1 , V R2 , and V cr are 1.6, 2.1, and 2.1 V, respectively. First, by performing the circuit operation of the integrated CVC, the measured results under the capacitance C x of 4, 8, 12, 16, 20, and 22 pF are demonstrated in Fig. 27(a)-(f) , respectively. All the results are plotted in Fig. 28 , and the accuracy is within ±3.33%. Fig. 29 shows the measured results of the integrated CFC under the capacitance C x of 6.6, 8, 12, 16, 20, 22, and 24 pF [for Fig. 29(a)-(g) , respectively]. As discussed in Section III, the nonlinearity produced by the quantized error on the high-frequency range is also measured and is shown in Fig. 30 . However, after performing the automatic compensation circuits, the nonlinearity has been greatly reduced, and the compensated output frequency is shown in Fig. 29(h)-(j) . The accuracy is improved and promoted from ±25.77% (without compensation) to ±5.14%. Thus, as in Section III, the automatic compensation circuits enhance and compensate the linear relation between the variable capacitance of the detected sensor and the output digital frequency. Last, Fig. 31(a) and (b) displays the measurement setup and the measured results of the proposed autocompensated sensor transducer applied on the air pressure sensor. The applied scale of the air pressure ranges from 0.5 to 6 lb/in 2 . Although some specific applications need the larger operating range of the air pressure, the applied scale of 6 lb/in 2 is still suitable in the wireless microsystem, such as the system specification in [3] . Measurement results have successfully verified the functions and the performance of the proposed autocompensated sensor transducer and confirmed that it is possible to apply it to the air pressure sensor. The characteristics of the proposed autocompensated sensor converter for capacitive measuring systems are summarized in Table III . 
V. CONCLUSION
A monolithic CMOS autocompensated sensor transducer for capacitive measuring systems is newly proposed. The proposed autocompensated sensor transducer is attractive due to the fact that a digitized signal is produced without realizing the analog-to-digital converter. Hence, the hardware cost can be reduced. Moreover, the output signal of the proposed transducer can easily be received and processed by the receiver terminal. The automatic compensation circuits enhance and compensate the linear relation between the variable capacitance of the detected sensor and the output digital frequency over the wide dynamic frequency range. In the measurement results, all the functions and the performance of the proposed autocompensated sensor transducer have been successfully verified, and it has been confirmed that it is possible to apply the transducer on the air pressure sensor. In future research, the proposed autocompensated sensor transducer will be integrated with the tire pressure gauge to detect tire pressure, and the pressure information will then be transmitted through a wireless sensor network. 
